We propose and demonstrate the operation of a monolithic field-effect-transistor-amplified magnetic field sensor device, in which a tunnel-magnetoresistive ͑TMR͒ material is incorporated within the gate of a Si metal-oxide-semiconductor-field-effect transistor. A fixed voltage is applied across the TMR layer, which leads charge to build up within the gate. Applying or changing an external magnetic field causes a change in the charge within the TMR layer and, consequently, a shift in the transistor threshold voltage, which leads to an exponential change in subthreshold current I DS sub and a quadratic change in saturation current I DS sat . The application of a 6 kOe magnetic field at room temperature leads in our device to an absolute change in I DS sub three times as large and in I DS sat 500 times as large as the corresponding change in current through the TMR layer alone. The relative change in I DS sub is a factor of four larger than that in the current through the TMR layer. © 1999 American Institute of Physics. ͓S0003-6951͑99͒04431-9͔
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Magnetic field sensors with improved sensitivity at room temperature are highly desirable for a variety of applications, perhaps most notably in future magnetic data storage systems. Approaches for amplification of response based on incorporation of sensor materials into electronic device structures have been developed for a variety of sensor applications. In the spin-valve transistor, 1 a giantmagnetoresistive thin film is incorporated as the base layer in a metal-base transistor. A field-dependent base transport factor then leads to amplified collector current response in the transistor. However, the fabrication of these devices requires vacuum metal bonding, and lithographic processing is difficult. Another approach for amplification of a sensor signal is the incorporation of the sensor material within the gate structure of a field-effect transistor ͑FET͒; this concept has been demonstrated in FET-based chemical and gas sensors in which gas or ion adsorption or absorption in the gate structure results in a shift in transistor threshold voltage and, consequently, amplified response in the transistor channel conductance or subthreshold current. 2, 3 In this letter, we describe the design, fabrication, and demonstration of a transistor-amplified magnetic field sensor in which a granular tunnel magnetoresistive ͑TMR͒ Co x (SiO 2 ) 1Ϫx thin film is incorporated within the gate of a p-channel Si metal-oxide-semiconductor-field-effect transistor ͑MOSFET͒ as shown in Fig. 1 . The basic concept is, however, applicable to any FET, as well as other magnetoresistive materials in which stored charge associated with electrical current flow is present. The sensor device was fabricated employing a nonself-aligned process acceptable because of the large device dimensions (50 mϫ1000 m gate͒. The source and drain regions were formed by boron diffusion into an n-type Si wafer (N D ϳ2ϫ10
15 cm Ϫ3 ) with a patterned oxide mask. The 20 nm lower gate oxide was formed by dry thermal oxidation, and Al ohmic contacts were made to the source and drain regions and to the back of the wafer. The magnetoresistive layer, consisting of a 20 nm granular film of volume composition Co 0.41 ͑SiO 2 ͒ 0.59 , was then deposited on the lower gate oxide by cosputtering from separate Co ͑dc sputtered͒ and SiO 2 ͑rf sputtered͒ sources at room temperature and an Ar pressure of 2 mTorr, followed by a 20 nm rf sputtered SiO 2 layer. 4 Finally, 100 nm Al contacts to the magnetoresistive film and to the gate, source, and drain were deposited by thermal evaporation.
The Co/SiO 2 film consists of Co clusters with an average diameter of about 4 nm, embedded in a SiO 2 matrix. 4, 5 Studies of local charge injection and transport in similar Co/SiO 2 magnetic multilayer structures have demonstrated that such films are characterized by non-negligible charge storage and transport times that are highly sensitive to the detailed film structure. 6 In the sensor device structure shown in Fig Charge storage in the TMR layer is believed to occur via the following mechanism. Electrons tunneling from one Al contact into a Co cluster experience a barrier height 0 , where 0 is the average barrier height of the Al-SiO 2 -Co barrier, and must provide the single-electron Coulomb charging energy E C of the Co cluster, while electrons tunneling from Co clusters into the other Al contact release the energy E C and must overcome a barrier height of 0 ϪE C . The difference in the tunneling processes results in different timedependent tunnel currents I in (t) and I out (t) into and out of the Co/SiO 2 layer, respectively, which leads to stored charge Q(t) in the Co/SiO 2 layer. This charge in turn yields voltage drops V across the contacts given by V(t)ϭV MR /2 ϮQ(t)d/2⑀, where d is the barrier width between the Al contact and a Co cluster, and ⑀ is the dielectric constant of SiO 2 . A detailed analysis yields values for the stored charge of the correct sign and close to the experimentally observed values. 8 e in the magnetoresistive layer, which is close to the range of values, 0.4-3.1ϫ10 9 e, obtained using the theoretical analysis described above. At room temperature, the subthreshold swing Sϵln 10•dV GS /d(ln I DS sub )ϭln 10•nkT/q, where n is the ideality factor, is approximately 450 mV/decade of current. This corresponds to an ideality factor of nϭ7.5, which is very large compared to the ideal value nϭ1.7 expected for this structure. The large subthreshold swing is believed to be a consequence of the relatively poor quality of the Si/SiO 2 gate oxide interface and possibly of damage to the lower SiO 2 gate layer caused by the sputtering process. Improvements in oxide quality should allow substantially better values of subthreshold swing to be attained, with corresponding improvements in sensor response. When an external magnetic field H is applied, the Co/SiO 2 film resistance and thus the current through the magnetoresistive film change. The charge in the Co/SiO 2 film then changes by an amount ⌬Q MR (H)ϵQ MR (0) ϪQ MR (H) from the zero magnetic-field charge Q MR (0), shifting the MOSFET threshold voltage by ⌬V T (H) ϵV T (0)ϪV T (H)ϭϪ⌬Q MR (H)/C ox , where C ox is the capacitance of the upper SiO 2 layer in the gate structure. 9 This shift in threshold voltage results in magnetic-field-dependent transistor characteristics in both the subthreshold and saturation regime. The subthreshold drain-source current I DS sub of the MOSFET depends exponentially on the threshold voltage according to 10 I DS sub ϭI 0 sub exp͓e(V GS ϪV T )/nkT͔ ϫ͓1Ϫexp(ϪeV DS /kT)͔, where I 0 sub is a constant, k is the Boltzmann constant, e is the electron charge, and T is the temperature. I DS sub therefore depends exponentially on ⌬V T (H). The saturation current I DS sat of the MOSFET can be approximated by I DS sat ϷI 0 sat (V GS ϪV T ) 2 , where I 0 sat is a constant. The relative change in I DS sat as a function of H for ⌬V T (H)ӶV GS ϪV T (0) is then given approximately by
The dependence of the transistor current-voltage characteristics on an externally applied magnetic field is shown in Fig. 3 . A constant voltage V MR ϭ10 V was applied across the magnetoresistive layer, and V DS was fixed at Ϫ5 V. All measurements were obtained at room temperature. The data in Figs. 2 and 3 show clearly that current flow through the magnetoresistive layer and application of an external magnetic field produce shifts in threshold voltage, rather than simply increasing the leakage current. The maximum threshold voltage shift from zero magnetic field to the saturation field H sat of the magnetoresistive layer ͑about 6 kOe͒ is approximately 50 mV. Decreasing the device dimensions, i.e., gate length and width, will allow operation at lower voltage and current levels. In addition, optimizing the magnetoresistive layer characteristics and overall gate structure, should also increase the threshold voltage shift arising from application of an external magnetic field, thereby resulting in larger amplification factors. Figure 4͑a͒ shows the absolute change in I DS sat and I DS sub compared to the independently measured current I MR through the magnetoresistive layer alone upon application of the magnetic field H. I DS sat was obtained in saturation with V MR ϭ10 V, V GS ϭϪ20 V, and V DS ϭϪ20 V, while I DS sub was obtained in the subthreshold regime with V MR ϭ10 V, V GS ϭϪ7 V, and V DS ϭϪ5 V. The currents at zero magnetic field are I DS sat ϭϪ9 mA, I DS sub ϭϪ0.925 A, and I MR ϭ1.17 A. At 6 kOe, the absolute change in I DS sat is approximately 30 A, a factor of 500 larger than the corresponding change in I MR of about 60 nA. However, the relative change in I DS sat , shown in Fig. 4͑b͒ , is less than 1%.
At 6 kOe, the absolute change in I DS sub is about 200 nA, corresponding to a relative change of about 20%. Compared to the relative change in I MR of about 5%, this shows an amplification in sensitivity of a factor of 4. The change in I DS sub is relatively modest due to the large subthreshold swing exhibited by the prototype device. For devices with ideality factor n closer to the expected value of 1.7, I DS sub would decrease by 68%, an amplification in sensitivity by a factor of over 10.
In summary, we have proposed, experimentally demonstrated, and analyzed a novel monolithic transistor-amplified magnetic-field sensor. Incorporation of a granular metal/ insulator magnetoresistive film into the gate structure of a FET allows the magnetoresistive response to be converted to a shift in the threshold voltage of the transistor, resulting in a large amplification in sensitivity to an external magnetic field. In a prototype device based on a p-channel MOSFET, a threshold voltage shift of 50 mV upon application of a 6 kOe magnetic field was obtained at room temperature. This resulted in a fourfold amplification in relative current response, and an increase in absolute current response by a factor of ϳ500 in the saturation regime, as compared to the response attainable in the magnetoresistive film alone. Reduced device dimensions and improvements in the device fabrication process, as well as optimization of the granular TMR material and layer structure, should result in dramatic improvements in device performance. FIG. 4 . ͑a͒ Absolute change in the saturation current I DS sat and in the subthreshold current I DS sub , and the current I MR in the magnetoresistive layer as a function of externally applied magnetic field H. ͑b͒ Relative change in I DS sat , I DS sub , and I MR as a function of H. The field sensitivity increases by a factor of about 4 in the subthreshold regime.
